Optimal loop-unrolling mechanisms and architectural extensions for an energy-efficient design of shared register files in MPSoCs

  1. Ayala, J.L.
  2. Atienza, D.
  3. López-Vallejo, M.
  4. Mendías, J.M.
  5. Hermida, R.
  6. López-Barrio, C.A.
Actas:
Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems

ISBN: 9780769524832

Año de publicación: 2005

Volumen: 2005

Páginas: 65-71

Tipo: Aportación congreso

DOI: 10.1109/IWIA.2005.35 GOOGLE SCHOLAR