Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 fieldprogrammable gate array

1. Olivito, J.
2. Serrano, F.
3. Clemente, J.A.
4. Mecha, H.
5. Resano, J.