Simulating a LAGS processor to consider variable latency on L1 D-Cache

1. Colmenar, J.M.
2. Garnica, O.
3. Lanchares, J.
4. Hidalgo, J.I.