Publikationen, an denen er mitarbeitet FELIPE SERRANO LÓPEZ (1)

2016

  1. Radiation-hardened DSP configurations for implementing arithmetic functions on FPGA

    Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016