Fachbereich
Arquitectura de Computadores y Automática
Publikationen (35) Publikationen, an denen Forscher/innen teilgenommen haben
2001
-
A data scheduler for multi-context reconfigurable architectures
Proceedings of the International Symposium on System Synthesis, pp. 177-182
-
A data scheduler for multi-context reconfigurable architectures
ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS
-
A divider-multiplier high level synthesis library element for DSP applications
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
-
A formal approach to context scheduling for multicontext reconfigurable architectures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, Núm. 1, pp. 173-185
-
A framework for reconfigurable computing: Task scheduling and context management
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, Núm. 6, pp. 858-873
-
A hybrid heuristic for the traveling salesman problem
IEEE Transactions on Evolutionary Computation, Vol. 5, Núm. 6, pp. 613-622
-
A multigrid solver for the incompressible Navier-Stokes equations on a Beowulf-class system
Proceedings of the International Conference on Parallel Processing
-
A multigrid solver for the incompressible Navier-Stokes equations on a Beowulf-class system
PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING
-
A new approach to solve systems of linear equations
Journal of Computational Mathematics, Vol. 19, Núm. 4, pp. 445-448
-
A parallel compact genetic algorithm for multi-FPGA partitioning
Proceedings - 9th Euromicro Workshop on Parallel and Distributed Processing, PDP 2001
-
A parallel hybrid heuristic for the tsp
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
-
A parallel multigrid solver for 3D convection and convection-diffusion problems
Parallel Computing, Vol. 27, Núm. 13, pp. 1715-1741
-
A pseudo delay-insensitive timing model to synthesising low-power asynchronous circuits
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS
-
A pseudo relay-insensitive timing model to synthesising low-power asynchronous circuits
Proceedings -Design, Automation and Test in Europe, DATE
-
A simple device and a project for the nonlinear control systems laboratory
IEEE Transactions on Education, Vol. 44, Núm. 2, pp. 144-150
-
A simulation environment to test fuzzy navigation strategies based on perceptions
IEEE International Conference on Fuzzy Systems
-
A simulation environment to test fuzzy navigation strategies based on perceptions
10TH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3
-
An explicit finite differences scheme over hexagonal tessellation
Applied Mathematics Letters, Vol. 14, Núm. 5, pp. 593-598
-
Analysing value substitution and confidence estimation for value prediction
Journal of Systems Architecture, Vol. 47, Núm. 5, pp. 459-475
-
Discrimination between two mental states (rest and motor image) using wavelet transform and neural networks
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)