2016

1. A Distributed Clustered Architecture to Tackle Delay Variations in Datapath Synthesis

   IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, Núm. 3, pp. 419-432