Reliability Analysis of ASIC Designs with Xilinx SRAM-Based FPGAs

1. Aranda, L.A.
2. Ruano, O.
3. Garcia-Herrero, F.
4. Maestro, J.A.

Export

Export

×

MLA

modern-language-association

APA

apa

Chicago

chicago-fullnote-bibliography

Harvard

harvard-cite-them-right

Vancouver

vancouver-author-date

---

RIS BibTex

Export

×

This document cannot be exported because it belongs to another portal.

Full text

lock_openFull text externo

DOI: 10.1109/ACCESS.2021.3119633 GOOGLE SCHOLAR lock_openOpen access editor

Data source: Scopus