Arquitectura de Computadores y Automática
Departamento
![Foto de Arquitectura de Computadores y Automática](/img/uploaded/00017EC30307CE738B64DDE08B30B42B.jpg)
![Foto de University of Bologna](/img/noimage_org.png)
University of Bologna
Bolonia, ItaliaPublicaciones en colaboración con investigadores/as de University of Bologna (15)
2018
-
SoC Communication Architectures: From Interconnection Buses to Packet-Switched NoCs
Embedded Systems Handbook: Second Edition (CRC Press), pp. 14-1-14-29
2009
-
Prediction and Management in Energy Harvested Wireless Sensor Nodes
2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2
-
Prediction and management in energy harvested wireless sensor nodes
Proceedings of the 2009 1st International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace and Electronic Systems Technology, Wireless VITAE 2009
-
SoC communication architectures: From interconnection buses to packet-switched NoCs
Embedded Systems Design and Verification: Embedded Systems Handbook, Second Edition (CRC Press), pp. 14-1-14-29
2008
-
Reliability-aware design for nanometer-scale devices
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
2007
-
HW-SW emulation framework for temperature-aware design in MPSoCs
ACM Transactions on Design Automation of Electronic Systems
-
Multi-processor operating system emulation framework with thermal feedback for systems-on-chip
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
2006
-
A complete multi-processor system-on-chip FPGA-based emulation framework
IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip
-
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
Proceedings - Design Automation Conference
-
Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems
Integration, the VLSI Journal, Vol. 39, Núm. 2, pp. 113-130
2005
-
A novel approach for network on chip emulation
Proceedings - IEEE International Symposium on Circuits and Systems
-
State-of-the-art SoC communication architectures
Embedded Systems: Handbook (CRC Press), pp. 20-1-20-22
2004
-
An integrated hardware/software approach for run-time scratchpad management
Proceedings - Design Automation Conference
-
Integrated task scheduling and data assignment for SDRAMs in dynamic applications
IEEE Design and Test of Computers, Vol. 21, Núm. 5, pp. 378-387
2003
-
SDRAM-Energy-Aware memory allocation for dynamic multi-media applications on multi-processor platforms
Proceedings -Design, Automation and Test in Europe, DATE