Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection

1. Ramos, A.
2. Maestro, J.A.
3. Reviriego, P.