![Foto de ÓSCAR](/img/nophoto.png)
ÓSCAR
RUANO RAMOS
Profesor contratado doctor
Publicaciones (25) Publicaciones de ÓSCAR RUANO RAMOS
2024
-
Efficient Low-Latency Multiplication Architecture for NIST Trinomials With RISC-V Integration
IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 71, Núm. 8, pp. 3915-3919
2023
-
Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension
IEEE Transactions on Aerospace and Electronic Systems, Vol. 59, Núm. 5, pp. 5835-5846
-
RISC-V Galois Field ISA Extension for Non-Binary Error-Correction Codes and Classical and Post-Quantum Cryptography
IEEE Transactions on Computers, Vol. 72, Núm. 3, pp. 682-692
2022
-
A new radiation-hardened architecture for holographic memory address calculation
Alexandria Engineering Journal, Vol. 61, Núm. 8, pp. 6181-6190
-
ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs
IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 69, Núm. 3, pp. 1577-1581
-
Design and implementation of efficient QCA full-adders using fault-tolerant majority gates
Journal of Supercomputing, Vol. 78, Núm. 6, pp. 8056-8080
-
Flexible and area-efficient Galois field Arithmetic Logic Unit for soft-core processors
Computers and Electrical Engineering, Vol. 99
2021
-
Fault injection emulation for systems in FPGAs: Tools, techniques and methodology, a tutorial
Sensors (Switzerland), Vol. 21, Núm. 4, pp. 1-23
-
Reliability Analysis of ASIC Designs with Xilinx SRAM-Based FPGAs
IEEE Access, Vol. 9, pp. 140676-140685
2013
-
An efficient technique to protect serial shift registers against soft errors
IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 60, Núm. 8, pp. 512-516
2012
-
Implementing concurrent error detection in infinite-impulse-response filters
IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 59, Núm. 9, pp. 583-586
2011
-
A fast and efficient technique to apply Selective TMR through optimization
Microelectronics Reliability, Vol. 51, Núm. 12, pp. 2388-2401
-
Validation and optimization of TMR protections for circuits in radiation environments
Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011
2009
-
A methodology for automatic insertion of selective TMR in digital circuits affected by SEUs
IEEE Transactions on Nuclear Science
-
Protection against soft errors in the space environment: A finite impulse response (FIR) filter case study
Integration, the VLSI Journal, Vol. 42, Núm. 2, pp. 128-136
2008
-
A new EDAC technique against soft errors based on pulse detectors
IEEE International Symposium on Industrial Electronics
-
Automatic insertion of selective TMR for SEU mitigation
Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS
-
Efficient protection techniques against SEUs for adaptive filters: An echo canceller case study
IEEE Transactions on Nuclear Science
-
Fault tolerance analysis of communication system interleavers: The 802.11a case study
Journal of Signal Processing Systems, Vol. 52, Núm. 3, pp. 231-247
-
Performance analysis and improvements for a simulation-based fault injection platform
IEEE International Symposium on Industrial Electronics